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Abstract— Tunnel Field Effect Transistors (TFET) have extremely low leakage 
current, exhibit excellent subthreshold swing and are less susceptible to short channel 
effects. However, TFETs do face certain special challenges, particularly with respect to 
the process induced variations in (i) the channel length and (ii) the thickness of the silicon 
thin-film and the gate oxide. This paper, for the first time, studies the impact of the above 
process variations on the electrical characteristics of a Double Gate Tunnel Field Effect 
Transistor (DGTFET). Using two dimensional device simulations, we propose the 
Strained Double Gate Tunnel Field Effect Transistor (SDGTFET) with high-k gate 
dielectric as a possible solution for effectively compensating the process induced 
variations in the on-current, threshold voltage and subthreshold-swing improving the 
reliability of the DGTFET. 
Index Terms— CMOS technology, High-k gate dielectric, Process induced variations, 
Strain, Tunnel Field Effect Transistor. 
 
I. INTRODUCTION 
During recent times, many novel devices that utilize band-to-band tunneling for 
their operation are being actively investigated [1-30]. At reduced device dimensions, the 
process induced variations assume utmost importance since they lead to a larger relative 
physical non-uniformity among the devices [30, 31]. In order to employ tunnel devices 
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for CMOS applications at smaller geometries, the fluctuations of the electrical properties 
of these devices due to process induced variations in (i) the channel length and (ii) the 
thickness of the silicon thin-film and the gate oxide need to be estimated and kept under 
control to improve the reliability of these devices. This paper investigates this aspect of 
the tunnel field effect transistor and also suggests techniques to make the device less 
susceptible to the process-induced variations.  
A number of simulation and experimental results have been reported for tunneling 
devices using different structures like: TFETs based on nanotubes or nanowires [1]-[7], 
tunneling devices in bulk silicon [8]-[9], tunneling devices having single, double or 
multiple gates employing SOI technology [10]-[25], and vertical tunneling devices [26]-
[29]. For our study, we have chosen the structure of Double Gate Tunnel Field Effect 
Transistor (DGTFET) as many of the process steps involved in its fabrication are the 
same as the Double Gate Field Effect Transistor (DGFET) technology. Continued 
advancements in DGFET technology may be put to good advantage in improving the 
performance of a DGTFET. 
In this paper, using two-dimensional device simulation, the relative changes in the 
electrical parameters (on-current, threshold voltage and subthreshold-swing) under a 
given change in its physical parameters (the channel length and, the thickness of the 
silicon thin-film and the gate oxide) is computed. The variation in the on-current due to 
process variations in a DGTFET is found to be quite high and needs to be considerably 
reduced. Strained Double Gate Tunnel Field Effect Transistor (SDGTFET) with a high-k 
gate dielectric is suggested as a solution to reduce the on-current variations and obtain an 
overall improved device performance. The rest of this paper is organized as follows: 
Section II describes the structure of a DGTFET and the simulation model used in this 
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study. Section III illustrates the methodology that is used in estimating the impact of 
process induced effects. Section IV presents an estimate of the process induced variations 
for an SDGTFET. Section V presents the impact of process variations on an SDGTFET 
with a high-k gate dielectric. Section VI draws important conclusions out of this study. 
II. DEVICE STRUCTURE AND SIMULATION MODEL 
The cross-sectional view of the DGTFET used in this study is shown in Fig. 1. 
The variations of the electrical parameters of the DGTFET are calculated using ATLAS 
version 1.12.1.R [32] for the nominal parameters given in Table 1 which have been 
chosen for an optimal device performance [15], [19]. Since the tunneling process is non-
local, spatial profile of the energy bands is taken into account including the band gap 
narrowing effect [32]. It should be noted that we have taken the source and drain doping 
profiles as abrupt throughout our simulations as in earlier works [15, 18, 19, 27]. A sharp 
doping profile improves the performance of the device considerably and a reasonably 
sharp doping profile seems realistic using selective epitaxy [29]. We have used non-local 
tunneling model in this study and validated using ref. [15]. 
III. ESTIMATION OF PROCESS INDUCED VARIATION IN A DGTFET 
In order to estimate the impact of the process induced variations on a DGTFET, 
the dependency of each of the electrical parameters on the physical parameters is 
computed. The dependency is found by observing the effect on the electrical parameters 
by varying one of the physical parameters, keeping all other physical parameters of the 
device fixed to the value shown in Table 1. Using this dependency, we compute the 
statistical 3-sigma values for the electrical parameters. The 3-sigma variation in an 
electrical parameter Y with respect to a particular physical parameter Xi having a 3-sigma 
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variation of δXi, is computed as: 
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                        (1) 
The contributions to device electrical parameter variations by fluctuations in different 
physical parameters are taken to be independent of each other. The 3-sigma values of the 
electrical parameters (Y) with respect to all the physical parameters (Xi’s) are computed 
as [33]: 
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We have considered the following physical parameters to vary due to process 
induced variations: the thickness of the silicon thin-film, the channel length and the 
thickness of the gate-oxide. We assume that silicon body thickness varies by 1 nm (10% 
of nominal silicon body thickness of 10nm), as taken in ref. [34]. Since the gates are 
automatically aligned with each other and with the source and the drain, a variation of 
12% of the nominal channel length (30 nm) is taken as in ref. [35]. Though the variation 
in thickness of the gate oxide can be controlled within 5% using novel techniques [36-
38], we have taken it to vary by ±2 Ǻ as in ref. [35]. In this paper, we have not considered 
the effect of discrete nature of dopants and their random fluctuations. These effects can 
impact the variation on the electrical parameters of the DGTFET [39, 40] and can only be 
done using atomistic simulations. 
The electrical parameters that we have considered in this study are: the on-current, 
the threshold voltage and the subthreshold swing. The on-current is defined as the drain 
current at a gate voltage of 1.0 V. The threshold voltage is defined as the gate voltage 
when the drain current reaches 1x10-7 A/μm. It should be noted that the threshold voltage 
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of a DGTFET can be controlled by changing the work function of the gate. In this work, 
the threshold voltage has been adjusted to 0.2 V by adjusting the work-function for all the 
devices so that the threshold voltage variations can be compared around the same 
nominal value for all the devices. The subthreshold slope of a tunneling device is strongly 
dependent on the gate voltage. In this paper we use point subthreshold slope to 
benchmark the performance of a DGTFET [15]. The point sub-threshold slope is defined 
as: 
(log)
g
d
dV
S
dI
=                        (3) 
where Vg is the gate voltage and Id is the drain current.  
The electrical characteristics of a DGTFET are not significantly affected by the 
variations in channel length up to around 25 nm (less than 1% variation in the electrical 
parameters) since the tunneling phenomenon is confined to a very small region around the 
source side. This is in contrast to a DGFET where the channel length significantly affects 
the characteristics of the device [19]. Using two-dimensional device simulation and 
equation (1), 3-sigma variations in the electrical parameters due to variation in the 
channel length are computed for a DGFET of similar dimensions (channel length = 30 
nm, silicon body thickness = 10 nm, gate oxide thickness = 3 nm, Φm= 4.8 eV and 
threshold voltage = 0.2 V). It is found that, for a 12 % variation in channel length in a 
DGFET, the on-current varies by 7 %, the threshold voltage varies by 21 % and 
subthreshold slope varies by 8 %. This shows that a DGFET is adversely affected by 
variation in channel length due to short channel effects while a DGTFET exhibits a 
greater tolerance against it. 
The results of computation of 3-sigma variations in electrical parameters, for a 
DGTFET and a DGFET of similar dimension, are shown in Fig. 2. The on-current 
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variation is found to be around 42% for a DGTFET and around 11% for a DGFET. Since 
the on-current variation in a DGTFET is very high, it needs to be considerably reduced. 
The 3-sigma variation in the threshold voltage of a DGTFET is found to be around 25%. 
This is comparable to the 3-sigma variation in threshold voltage in a DGFET of similar 
dimensions. However, the major contributors to the variations in threshold voltage in a 
DGTFET are changes in silicon body thickness and gate oxide thickness while in a 
DGFET the major contributor is the variation in channel length owing to short channel 
effects.  
In a DGTFET, the point subthreshold slope, as defined by equation (3), is strongly 
dependent on the gate voltage. The point subthreshold slope is quite small (smaller than 
60 mV/decade) at low gate voltages and it increases as the gate voltage is increased [15, 
19].  However, the point subthreshold slope at a given gate voltage also changes due to 
the variations in physical parameters, like silicon body thickness or gate oxide thickness. 
In this paper, we have computed the variation in point subthreshold slope at the gate 
voltage where the point subthreshold slope is 60 mV/decade for the nominal device. We 
find that the 3-sigma variation in point subthreshold slope is around 2 % for a DGTFET 
and around 8 % for a DGFET of similar dimension. 
The results shown in Fig. 2 suggest that the on-current variation in a DGTFET is 
quite high and should be reduced appreciably, and hence in the following sections we 
explore techniques to reduce the on-current variation. 
IV. PROCESS INDUCED VARIATIONS IN A STRAINED DOUBLE GATE TUNNEL 
FIELD EFFECT TRANSISTOR (SDGTFET) 
Recently, it has been demonstrated that a higher on-current, lower threshold 
voltage and a better subthreshold swing can be achieved in an SDGTFET compared to a 
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conventional DGTFET [19]. The structure of an SDGTFET is exactly the same as a 
DGTEFT, except that the silicon body is strained. The strained silicon in an SDGTFET is 
SiGe free system and can be fabricated using layer transfer techniques [41]-[43]. The 
strain in the silicon is controlled by the Ge mole fraction in the original SiGe graded 
buffer over which Si was epitaxially grown.  
The presence of strain causes the bandgap and the effective mass of the carriers in 
silicon to decrease and the electron affinity of silicon to increase. This can be modeled as 
follows [44]-[46]: 
( ) 0.4g sSiEx −∆=                     (4)     
( ) 0.57C sSiEx −∆=                     (5) 
 
3
* 2
,,
*
,,
lnln0.075VSihSiTT
VsSihsSi
Nm
VVx
Nm −−

=≈         (6) 
where x is the strain in equivalent Ge mole fraction in the relaxed SiGe buffer layer; 
() gsSiE −∆  is the decrease in the bandgap of silicon due to strain in eV; ( )C sSiE −∆  is the 
increase in electron affinity of silicon due to strain in eV; TV  is the thermal voltage; ,VSiN  
and ,VsSiN −  are the density of states (DOS) in the valence band in the normal and strained 
silicon, respectively; *,hSim  and 
*
,hsSim −  are the hole DOS effective masses in normal and 
strained-silicon, respectively. Using equations (4) and (5), for a given x, the simulator 
calculates the change in bandgap and the electron affinity for strained silicon. Using the 
standard values of ,VSiN  and 
*
,hSim  given in [32] and using equation (6), the simulator 
calculates the change in the effective density of states and the hole DOS effective mass in 
strained silicon for a given x. The mobility of the carriers also changes in strained silicon 
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[47]. However, in an SDGTFET, mobility plays a limited role when the on-current is 
limited by tunnel injection. To the best of our knowledge, we do not know of a tunneling 
model that takes into account the strain in silicon. Therefore, as in ref. 19, we have taken 
the tunneling parameters in Strained Silicon and all other simulation parameters same as 
in silicon.  
The results of computation of 3-sigma variations of the electrical parameters for 
an SDGTEFT are plotted in Fig. 3(a)-3(c). Fig. 3(a) shows that the 3-sigma variation in 
on-current decreases appreciably as we increase the mole fraction of Germanium. The 
reduction in the variation can be explained using the following relationship between the 
tunneling current and various device and material parameters [1], [15]:  
        ( )
*3/242
exp
3
g Si
oxSi
oxg
mE
Itt
eE
ε
ε

∝−∆Φ
 ∆Φ+ h
             (7) 
where *m  is the effective carrier mass, gE is the band gap, ∆Φ is the energy range over 
which tunneling can take place, oxt , Sit , oxε , and Siε are the oxide and silicon film 
thicknesses and dielectric constants, respectively, e is the electronic charge and h is the 
Planck’s constant [1, 15, 48]. The variation due to silicon body thickness and gate oxide 
thickness causes variation in the spatial extend of the tunneling region. Using equation 
(7), the relative change in the tunneling current with change in silicon body thickness and 
gate oxide thickness can be written as follows (assuming that∆Φ , the energy range over 
which tunneling can take place is independent of small changes in tSi and tox): 
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These relationships show that with the reduction in the band-gap of the material, the 3-
sigma variation in on-current is expected to decrease both due to the silicon body 
thickness and gate oxide thickness. Hence, an SDGTFET shows an overall reduction of 
variation in the on-current. Another interesting observation can be made by examining 
equations (8) and (9). The variation in on-current is dependent on gate oxide thickness 
and silicon body thickness. However, any attempt to reduce the variation in on-current by 
changing these device parameters may improve only one of the components i.e. variation 
due to silicon body thickness (equation (8)) or variation due to gate oxide thickness 
(equation (9)). The other component will be adversely affected by this change. The 
important electrical parameters of the device such as on-current, threshold voltage, 
subthreshold swing and leakage current are strongly dependent on these physical 
parameters. Therefore, we have not tried to find an optimum value for these parameters 
which could minimize the impact of process induced variations. Rather, we have chosen 
those values of the parameters that are optimal for on-current, threshold voltage, 
subthreshold swing and leakage current. It should also be pointed out that, throughout this 
paper, the variation due to silicon body thickness is far greater than due to the gate oxide 
thickness. The computed 3-sigma variations in the electrical parameters are dependent on 
the choice of the nominal device parameters. In this paper, we have taken 10 nm as the 
silicon body thickness, which is rather thin and 3 nm as the gate oxide thickness, which 
may be considered a thick gate oxide. There are several other simulations as well as 
experimental studies which have chosen the device parameters similar to the one used in 
this paper [15, 16, 19, 23, 24, 48]. This choice of parameters of silicon body thickness 
and gate oxide thickness may be leading to a higher impact of silicon film thickness. 
However, we believe that the nominal device parameters chosen in this study could be 
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relevant in the fabricated device. A thin silicon body thickness is required to have a good 
on-current and a maximum current is reached when silicon film thickness is around 10 
nm [15].   
Figure 3(b) shows that the variation in threshold voltage decrease with increasing 
Ge mole fraction (from 25% at Ge mole fraction = 0.0 to 17% at Ge mole fraction = 0.5). 
This trend can be explained using equations (8) and (9). By the definition of threshold 
voltage, the drain current at threshold voltage for the nominal device is 1x10-7 A/μm. Due 
to process induced effects, when the silicon body thickness or the gate oxide thickness 
changes, the drain current deviates from its nominal value of 1x10-7 A/μm. The change in 
threshold voltage, due to change in silicon body thickness or gate oxide thickness, is the 
change in gate voltage that is required to compensate the above mentioned change in the 
drain current and bring it back to 1x10-7 A/μm. However, as equations (8) and (9) show, 
deviation in drain current would be smaller for a device with smaller bandgap, and hence 
lesser compensation is required for a device with higher Ge mole fraction. Additionally, 
since the increase in drain current with the gate voltage is steeper for an SDGTFET with 
higher Ge mole fraction [19], for the same amount of change in drain current smaller 
change in the gate voltage is required at a higher Ge mole fraction. Therefore, a small 
change in the gate voltage can compensate a larger change in drain current in a device 
with higher Ge mole fraction. Hence, we observe a smaller variation in threshold voltage 
at a higher Ge mole fraction.  
Figure 3(c) shows the variations in point subthreshold slope at different Ge mole 
fractions. We find that the 3-sigma variations in the point subthreshold slope are quite 
low (around 2%) and it remains within 2% with increasing Ge mole fraction.  
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V. PROCESS INDUCED VARIATIONS IN A SDGTFET WITH HIGH K DIELECTRIC  
Equation (8) and (9) show that both the components of 3-sigma variation in on-
current i.e. variations due to silicon body thickness and gate oxide thickness, can be 
reduced simultaneously by increasing the dielectric constant of the gate. Therefore, we 
examine the effect of replacing gate dielectric in an SDGTFET from the conventional 
SiO2 (ε=3.9) to Si3N4 (ε=7.5) and HfO2 (ε=21). We have kept the physical thickness of 
the gate oxides same for all the devices. The 3-sigma variation in the on-current and the 
threshold voltage are shown in Fig. 4(a) and Fig. 4(b), respectively. We find that the 
variation in on-current comes down below 20% when HfO2 is used as a gate dielectric in 
an SDGTFET. As expected, the variations in threshold voltage also improve for a high-k 
gate dielectric. Hence it can be concluded that an SDGTFET with a high-k dielectric has a 
significantly improved tolerance against the process induced variations.  
VI. CONCLUSION  
This paper has illustrated the estimation of process-induced variations in a DGTFET. It 
is shown that the impact of variations in (i) the channel length and (ii) the thickness of the 
silicon thin-film and the gate oxide on the electrical properties of a DGTFET is quite high 
and can be one of the limiting factors for its wide-scale application. It is demonstrated 
that an SDGTFET with a high-k gate dielectric can successfully bring down the impact of 
process induced variations on the on-current, threshold voltage and subthreshold-swing 
improving the reliability of the DGTFET in future CMOS applications [43]. 
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Table 1: Device Parameters used in simulation of an SDGFET 
Device Parameter Value 
Source Doping (atoms/cm3) 20110× , p-type 
Drain Doping (atoms/cm3) 18510× , n-type 
Channel Doping (atoms/cm3) 17110× , p-type 
Channel Length, L (nm) 30 
Gate Oxide Thickness, tox (nm) 3.0  
Silicon Body Thickness, tSi (nm) 10  
Drain Bias, VDS (V) 1.0  
Thin Film Body Material Si (ε=11.9) 
Gate Dielectric Material SiO2(ε=3.9) 
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Fig. 1: Cross-sectional view of Double Gate Tunnel Field Effect Transistor 
Fig. 2: 3-σ variation of electrical parameters of a DGTFET and a similar DGFET (channel length = 30nm, 
silicon body thickness=10 nm, gate oxide thickness = 3 nm. Φm= 4.8 eV and threshold voltage = 0.2 V).   
Fig. 3: 3- σ variation in electrical parameters of an SDGTFET at different Ge mole fractions: (a) on-current 
variations (b) threshold voltage variations (c) point subthreshold slope variations 
Fig. 4: 3-σ variations in electrical parameters of an SDGTFET with gate dielectric of SiO2, Si3N4 and HfO2: 
(a) on-current variations (b) threshold voltage variations 
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